Lattice Overview
There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.
Responsibilities & Skills
A successful candidate will join a team designing and developing Lattice Foundation IP at Penang to help strengthen broad technical ownership of IP deliverables. The candidate will lead research, design and development of Lattice Foundation IP and/or FPGA primitives, as well as helping to refine Product Life Cycle e.g. planning, development & testing processes. The candidate is expected to play a lead role in cross-functional teams to plan and coordinate Lattice Foundation IP release cycle including requirement analysis, feature scoping, development, testing and validation.
Requirements & Skills
- Bachelors, Masters or better in Computer Science, Computer Engineering, Electrical Engineering, or related fields with 12+ years of experience in FPGA IP and/or EDA tools development
Experience
- Strong communication skills.
- Knowledge or experience in FPGA architecture and FPGA software tools.
- Hands-on experience in complex end-to-end FPGA RTL design, testbench development, logic verification, timing closure across multi-clock domains and systematic root-cause debugging of functional and/or timing issues.
Preferred
- Expert in multi-domain FPGA primitives such as embedded block RAM, DSP blocks, PLL, oscillators, I/O Gearing, configuration/security or power related silicon features.
- Experience in safety related SoC and/or FPGA Soft IP development and verification with proven ability to generate audit ready Functional Safety evidence in compliance with IEC 61508, ISO 26262 or other safety standards is a strong plus.
Behaviors/Motivations
- Technical leadership: Serves as a recognized technical leader who influences cross organization engineering decisions/efforts.
- Accountability: Owns outcomes spanning multiple projects or releases, balancing short term delivery with long term technical health.
- Execution: Anticipates organizational and technical risks and drives alignment across teams to resolve them.
- Creates leverage by mentoring engineers, setting technical direction, and establishing best practices adopted broadly.
Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
Share on your newsfeed
