Design Engineer

Job Locations | PH-Alabang Muntinlupa City
ID
2025-3222
Position Type
Full time

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities & Skills

Lattice Semiconductor is hiring a Design Engineer for the Soft IP team. Responsibilities include creating design specifications, RTL implementation, testing, and packaging soft IPs for various Lattice FPGA families. The role also involves developing automation scripts in Python and other scripting languages.

Accountabilities:

  • Implement and verify RTL designs using standard FPGA synthesis and simulation tools

  • Target designs to Lattice programmable devices using Lattice FPGA Software

  • Partner with the IP Productization team to properly package IP and be a proponent of re-use

  • Develop IP that conforms to Lattice IP Quality Management System and the Lattice IP Factory requirements

  • Create quality technical documentation of design

  • Work with Lattice Silicon and SW development to resolve IP/Si/SW issues

  • Responsible for IP product packaging for Lattice IP Packaging and Generation tools

  • Interface with Applications Engineering in providing IP customer support

  • Reporting of status, metrics, implementing and monitoring improvement initiatives

  • Assist in product definition per customer requirements and needs

  • Develop marketing collateral such as User Guides

Job Requirements:

  • BS/MS EE/ECE/CoE with 2+ years of IC design experience

  • Knowledge of the following through education and/or experience:

    • IP architecture evaluation and definition

    • RTL coding design, with tradeoffs based upon different standard cell library attributes

    • Synthesis, P&R, Timing closure with different methods and tools

    • ASIC or FPGA product design through production

    • Scripting for automating repeatable processes (Python, Tcl/Tk)

  • Design experience in protocols such as AXI, AHB, APB, SPI, I2C/I3C, MIPI is desired

  • Strong knowledge of semiconductor principles and integrated circuit design and layout considerations

  • Effective team player with experience in cross-site collaboration

  • Excellent written and verbal communication skills

Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.

Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions.  Our global workforce, some 800 strong, shares a total commitment to customer success and an unbending will to win.  For more information about how our FPGA, CPLD and programmable power management  devices help our customers unlock their innovation, visit www.latticesemi.com.  You can also follow us via Twitter, Facebook, or RSS. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.  Applications are welcome from all qualified candidates.

Options

Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
Share on your newsfeed