CAD/EDA Engineer (Custom Methodology)

ID
2025-3050
Position Type
Full time

Lattice Overview

There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality.

Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Responsibilities & Skills

Lattice is seeking a Senior CAD Engineer that is experienced in VLSI design & EDA, to join our CAD/EDA Engineering group in Manila, Philippines. Qualified candidates must be either BS EE/ECE/COE, or MS graduate with 3+ years of industry experience on 5/7/16/28 nm process technology nodes. This individual will be one of the key drivers to develop and support the custom design methodology & flows.

Accountabilities:

The candidate's general responsibilities include the following:

  • Develop and support full custom & analog mixed-signal design methodologies & flow automation within Lattice’s unique EDA design platform for advanced FPGA design

  • Drive cross functional initiatives & methodologies with a focus on productivity and continuous improvement

  • Create, release, and maintain standard design scripts to automate EDA tools & flows including custom design circuit checks and guidelines

  • Tracking and resolution of tool and technology file issues with hands-on management of Foundry and EDA vendor support teams

  • Define and implement comprehensive design QA procedures and test suites

  • Document and delivery training on developed methodology and EDA flows

  • Monitor EDA industry trends and new capabilities by attending conferences and research forums

Requirements:

  • BS EE/ECE/COE, or MSEE with at least 3+ years of industry EDA experience including advanced FINFET technology

  • Knowledge in analog and mixed-signal IC design concepts and must demonstrates superior critical thinking skills, problem solving capabilities and engineering judgement

  • Fluent in Foundry Design Kit development and support for advanced process node

  • Experience with setting up, documenting, and maintaining EDA tools such as Cadence Virtuoso, ADE, Spectre, Quantus, Voltus/Fi and Mentor Calibre

  • Mentor Calibre physical verification tool experience (end user support and rule deck writing)

  • Strong understanding in physical parasitic extraction tools and transistor level SPICE simulation setup and support

  • Detailed understanding of layout concepts and guidelines especially advanced node rules

  • Experience in power grid and signal net EM/IR analysis tools and flows are a strong plus!

  • Expert in Unix Shell, utilities, and scripting language such as Perl/TCL/Python

  • Excellent interpersonal, communication, and presentation skills, along with strong multi- tasking skills, attention to details, and ability to work well in a team across geographies.

  • Good organization skills

Lattice Semiconductor is one of the world's leading designers of programmable logic technology. NASDAQ-listed, with around 1100 employees worldwide, our future has never looked more promising. We are an equal opportunity employer. At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.

Lattice.

Make a difference.

Options

Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
Share on your newsfeed